Abstract. This paper presents algorithms for improving spurious-free dynamic range (SFDR) of current-steering digital-to-analog converters (DACs) -targeted at communication applicationsby minimizing both current-source mismatches and glitches. Conventional segmented currentsteering DACs suffer from static mismatches among current sources which cause nonlinearity and degrade SFDR, though glitch energy is relatively small. The data-weighted averaging (DWA) algorithm can reduce static current source mismatch effects, but it increases the effects of glitch energy. Here we investigate the use of both conventional Switching-Sequence Post-Adjustment (SSPA) calibration and One-Element-Shifting (OES) methods in order to reduce the effects of both nonlinearity and glitch energy. For further improvement, we propose and investigate a fully-digital combined algorithm to reduce static current source mismatch effects with minimal increase in the glitch energy. We also did simulations of the effect of combining these two compensation methods. Our MATLAB simulations show that the combined algorithm can improve SFDR performance by 24 dB, 22dB and 2dB compared to conventional thermometer-coded, one-element-shifting and SSPA methods respectively in some conditions. When we take current mismatch into account, the combined algorithm causes glitch energy to increase by only 0.02 to 0.2 % compared to the other three methods alone.
Introduction
Wireless communication systems require high-speed, high-resolution digital-to-analog converters (DACs) with high spurious free dynamic range (SFDR) [1, 2] , and current-steering DACs, with a segmented architecture for higher-order bits and a binary-weighted architecture for lower-order bits, are frequently employed. To obtain high SFDR, we have to take into account the static mismatches among current sources in the segmented architecture for higher-order bits, and also the glitch energy due to switching timing mismatch.
In this paper we investigate digital-domain algorithms for current source selection in the segmented part to achieve high SFDR; the algorithms reduce the effects of current source mismatches and reduce the number of current switches toggled to reduce glitch energy. Our MATLAB simulations show that the investigated algorithms achieve better SFDR than the conventional thermometer method (when static current source mismatches are considered), with just 0.2%, 0.02% and 0.2% higher glitch energy due to mismatched switching timing, compared to the conventional thermometer-coded, one-element-shifting (OES) [3] and switching-sequence post-adjustment (SSPA) [4] methods respectively in some conditions. This paper consists of six sections. Section 2 describes binary-weighted, segmented, and hybrid current-steering DAC architectures [1, 2] . Section 3 explains how output nonlinearity is due to current source mismatches, and explains glitch effects. Section 4 discusses current-steering DAC configuration algorithms; comparison among thermometer-coded, OES, SSPA calibration and the investigated algorithms are described. Section 5 discusses simulation results, and conclusions are provided in Section 6.
Current steering DAC architecture
Simple current-steering DACs use a binary weighted architecture ( Fig.1 (a) ), where current source values are binary-weighted (I 1 = I, I 2 = 2I, I 3 = 4I). When the digital input is 4, then SW3 turns on and SW1, SW2 turn off, so current 4I (=I 3 ) flows into resistor R and output voltage V out is 4IR. The binary-weighted current-steering DAC has advantages of high-speed sampling operation, low power and small chip area. However, its disadvantages are that the glitch energy is large and that input-output monotonicity characteristics are not guaranteed. Segmented-architecture current-steering DACs ( Fig. 1(b) ) are here introduced to overcome the disadvantages of the binary-weighted architecture. This architecture offers low glitch power energy because 2 N-1 unit current sources with identical weight are used for N-bit resolution; its redundancy can be used to obtain output optimization and flexibility of current source selection. 
When the digital input is 4, then SW1, SW2, SW3, SW4 turn on and SW5, SW6, SW7 turn off, current 4I (=I 1 +I 2 +I 3 +I 4 ) flows through resistor R, and the output voltage V out is 4IR. This architecture has advantages that glitch energy is small, and also that input-output monotonicity characteristics are guaranteed. Its drawbacks are large chip area, increased power consumption, and slower sampling speed than the binary architecture. In many cases, a hybrid architecture is used; for the higher-order bits, a segmented architecture is used, while for the lower-order bits a binary-weighted architecture is used. This hybrid topology can achieve a good balance between chip area [5, 6] , power, speed, and glitch energy [7] .
In this paper we assume a hybrid architecture, but for SFDR improvement, the segmented part for the higher bits is more important and hence our discussion here focuses on the segmented structure.
Current-steering DAC non-linearity
Static non-linearity of the current-steering DAC is caused by current source mismatches, while dynamic performance, SFDR, is degraded due to both glitch effects [8] and current source mismatches.
Current Source Mismatch
Current source mismatches are inevitable inside an actual chip due to current leakage or imperfect fabrication. Ideally all currents I 1 -I 7 in Fig. 1(b) are the same, as shown in eq. (1), however in reality there are current source mismatches and we define as follows: I = (I 1 + I 2 +I 3 + I 4 + I 5 + I 6 + I 7 ) / 7 (2)
I is the average current, and dI k is the deviation of the k-th current source I k from I. It follows from (2), (3) that 102 Advanced Micro-Device Engineering V dI 1 + dI 2 + dI 3 + dI 4 + dI 5 + dI 6 + dI 7 = 0. (4) These current source mismatches cause the nonlinearity of the current-steering DAC.
Glitches
Glitches are caused when some current sources turn on and other current sources turn off simultaneously but with skewed timing when the digital input changes. This glitch effect is severe for the binary-weighted current steering DAC architecture ( Fig. 1(a) ). 1000) is obtained through transition of input 7 (0111). The produced glitch during transition will affect adversely dynamic performance. The glitch area in sampling period increases with the sampling frequency. On the other hand, the segmented architecture offers a good solution to reduce glitch [7, 8] . For digital input increase, some current switches turn on and no current switches turn off, while for digital input decrease, some current switches turn off and no current switches turn on, and hence glitch energy is small.
4.
Current-steering DAC algorithm The DWA algorithm was introduced mainly in multi-bit Delta-Sigma AD/DA modulators [9, 10, 11] , in order to spread the frequency-domain effects (rigorously speaking, they are noise-shaped) of current source mismatches of the segmented DAC, by optimizing the current source selection with a controlled digital input. Fig. 2 Explanation of the glitch problem due to timing skew among switch control signals for the current sources in a binary-weighted current-steering DAC
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However, the DWA algorithm is extremely susceptible to glitches, because all on-switches turn off and some off-switches turn on during each sampling period. For example, in Fig. 1(b) suppose that the digital input is 2, then SW1, SW2 turn on and other switches are off. If the digital input changes to 3, then SW1, SW2 turn off and SW3, SW4, SW5 turn on while SW6, SW7 remain off.
We investigated a modified DWA algorithm [12, 13] to spread the frequency-domain effects of current source mismatch while keeping the effects of glitches low. While there may have been earlier discussion (in Delta-Sigma ADC/DAC fields) of how to spread-spectrum the effects of static current source mismatch, to the best of our knowledge, discussion covering both how to spread-spectrum the effects of current source mismatch and reduce glitches to improve the SFDR of Nyquist DACs has not been investigated enough.
Thermometer Coded (TC) Algorithm
The thermometer-coded (TC) algorithm is commonly used for element selection in the segmented current-steering DAC. For the digital input, Din, the elements U1, U2,.. U Din are selected (SW1, SW2,…,SW Din are on, and the others are off). Fig. 3 shows a 3-bit conventional thermometer coded DAC with setting digital inputs. U1 to U7 represent available initial point and end point current sources. (i) When the digital input is 5, current source switches of U1 to U5 turn ON and U6, U7 are off.
(ii) When the digital input changes from 5 to 7, U1 .. U5 remain ON, and U6 and U7 turn ON. (iii) Now suppose that the digital input decreases from 5 to 4. Then U1 to U4 remain ON while U5 to U7 are turned OFF. Fig. 4 shows DAC output spectrum of current-steering DAC both with and without mismatch, and we see large frequency-domain spurious components when current sources are mismatched.
One-Element-Shifting (OES) Algorithm
In [3] , One-Element-Shifting (OES) is proposed, to spread the effect of current mismatch errors in the frequency domain and reduce glitch energy by reducing switching activity. (ii) When the digital input changes to 7, U2 to U7 and U1 are selected due to change of starting point from U1 to U2, shifted by 1 for every clock. (iii) When digital input is 4, U3 to U6 are selected. Same as in (ii) where the starting points changes from U2 to U3. (iv) When the digital input is 6, U4 to U7 and U1 to U2 are selected. And so on. 
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The switching activity is slightly more than that for the thermometer-coded (TC) algorithm, but is minimal; the increase in switching activity becomes less significant as DAC resolution in bits increases.
Switching Sequence Post Adjustment (SSPA) Algorithm
The SSPA calibration method allows the switching sequence of current sources to be changed after the fabrication process. It uses a simple calibration method which requires only a current comparator to find out the best arrangement of current sources. By implementing this calibration method, a DAC with optimal Integral Non-Linearity (INL) can be configured. This also contributes to improving SFDR. In [4] , spare (redundant) current sources are provided to allow fabrication defects to be compensated for. 
Investigated Algorithm
The algorithm that we investigated is a combination of SSPA and OES algorithms, in order to further suppress the noise floor due to current mismatch errors and improve SFDR performance. Basically, the operation of this method is to implement SSPA method from step (i) -(v), as described in Section 4.3, with the difference that we change the method to use the OES switching method as shown in Fig. 7 instead of the thermometer-coded switching method.
The reason for the change was that the conventional SSPA technique suffers from glitch effects caused by the TC switching scheme. This is because the TC switching scheme produces a data-dependent output signal. Hence, the distortions due to this factor become significant and adversely affect the SFDR performance. Therefore, changing from the TC switching scheme to the OES switching scheme reduces the effect of distortions due to the data-dependent output signal. By implementing the OES switching scheme, the output signal is indirectly changed from data-dependent to clock-dependent. This is explained in Fig. 5 by the starting point of each selection current cell changing for each clock. Meaning that, for a given digital input value, the output is obtained using different combinations of current sources. This does not happen in the TC switching scheme, where a given digital input value corresponds to a given current source cell configuration.
In addition, the OES switching scheme requires fewer the switches to turn on or off in each clock period than other switching schemes. This is because other random switching schemes especially dynamic element matching (DEM) such as data weighted averaging (DWA) changes its starting point of the current source cell selection for every clock period at the one after the last selected 
Digital input End point Start point
Key Engineering Materials Vol. 643current source cell in the previous digital input. Means, if the number of the current sources is large, there is a possibility that, during the next clock period, all the selected current source cells need to be turned OFF while new selection current source cells will turn ON. This leads to glitch problems.
Thus, reducing the number of switches that turn on and off in each clock period can contribute to glitch effect reduction. Moreover, the changing starting point of the selected current source cells in each clock period indirectly averages the accumulated current source mismatches over time. Therefore, the distortions caused by these mismatches will convert into white noise and be suppressed into the noise floor.
In term of precision, we propose the use of measurement circuit based on a time-domain analog method rather than an analog circuit. Therefore, robust and higher precision measurement can be achieved. The conversion speed depends on the hardware specifications such as that of random access memory (RAM) to store the measured current source values and optimized switching selection, and central processing unit (CPU) to perform the SSPA procedure. However, there is a tradeoff between precision of the measurement circuit and overall DAC performance.
5.
Simulation results We have implemented the developed algorithms to demonstrate a 10-bit segmented current-steering DACs at 143.3 MHz input frequency with 409.6MHz sampling frequency using Matlab simulation. Fig. 8 shows one of the simulation results for the conditions summarized in Table 1 .
The simulation results show that as the number of bits (DAC resolution) increases, the SFDR average performance improves proportionally. Fig. 8(a)-(d) shows a comparison of SFDR performance of a 10-bit current-steering DAC with four different algorithms, where only current source mismatches are considered and glitch effects are NOT. For comparison, we calculate the number of switches that turn ON and OFF for every clock period where a glitch might occur. These algorithms are presented on the graph. The observation shows that the proposed algorithm obtains 85.4dBFS at condition of frequency input 143.3MHz with 6% standard deviation error and 40% mismatch (0.8 to 1.2A); 24 dB better SFDR performance compared with the thermometer coded algorithm, 22dB compared with the OES algorithm and 2 dB compared with the SSPA algorithm. Table 2 shows the summarized SFDR performance of four different simulated algorithms and their number of the switching activities. From the results, we see that the investigated algorithm is comparable to the thermometer-coded and SSPA and equal with OES due to the based algorithm used. Hence glitch sizes are expected to be smaller than for the SSPA algorithm due to implementation of OES as well as conventional SSPA.
Conclusions
This paper has investigated SFDR improvement algorithms for current-steering DACs by minimizing current source mismatches and glitches. We have validated our methods by Matlab simulation. Extending our methods to more complicated algorithms is relatively easy because our algorithms are fully digital. We close this paper by remarking that conventional SSPA in [4] uses a current comparator with sophisticated analog circuit design, however the time-domain analog method of digital circuit implementation for current comparison in [14] would make the investigated method more suitable for fine CMOS processes. 
